Electra develops customized EDA tools for its customers. Our customers include leading EDA and semiconductor vendors. Electra's core technical team has succesfully delivered the following solutions.
Synthesis Frontend Enhancements: The client, based in USA, is a leading EDA vendor. They have one of the most succesfull FPGA synthesis tool. They wanted us to develop a automatic RAM detection application from Verilog or Vhdl rtl. This project needed the creation of control flow data flow graph (CDFG) from the analyzer data model. The actual detection algorithm was developed on the CDFG. This project was succesfully delivered.
Finite State Machine extraction: This project was undertaken from a EDA company which has a synthesis frontend for both Verilog and Vhdl. The problem of FSM extraction can be tackled at RTL level or at netlist level. Our client wanted us to develope an extraction algorithm from the synthesized netlist. This project was succesfully delivered.
High level Synthesis and STA:We have been working with a reputed Japanese company for last one year. Their main focus is on behavioural synthesis using C/C++. Our experience in RTL synthesis and timing analysis was a perfect complement to their skills. We have worked jointly on the development of their synthesis frontend. Currently we are woking on the development of a full custom Static Timing Analysis tool. We are responsible for both design and implementation. This work is currently at progress.
Simulation: This project is also provided by our prized Japanese client. They have defined a subset of C/C++ with some added features which is used in place of traditional HDLs like Verilog or Vhdl. This project invloves development of a cycle-based simulator for this enhances C/C++ language. We are currently developing the simulation kernel. The project is in implementation stage.
Verilog2001 Testing: We have undertaken a testing and validation project from a leading Verilog Simulator vendor. This project involved tesing the simulator for new features of Verilog 2001. Our experience with Verilog 2001 enabled us to succesfully complete this project with 100% customer satisfaction. We have undertaken a similar testing project from the same vendor. We are currently woking on the testplan.
Module 201, SDF Building,